28503 0 4 0 0 0 11 1 and (generat\$3 with (test adj case\$1) with rule\$1) 3 and "language" 3 and (bus with parameter\$1) bus functional language 1 and ("bus functional language") 1 and (parameter\$1 with (increas\$3 or increment\$2) with step\$1) 3 and 27 1 and (parameter\$1 with (increas\$3 or increment\$2)) 1 and (parameter\$1 with (stepwise)) 3 and (bus with parameter\$1) 6 and 13 1 and (((configuration or definition) near2 file) with rule\$1) 1 and ((bus near2 transaction\$1) with rule\$1) 3 and (generat\$3 with (test adj case\$1)) 1 and (((configuration or definition) near2 file) with syntax) 1 and (syntax with (reduce\$1 or condense\$1 or simplif\$3)) 1 and (bus with function with language\$1) 1 and ((bus with parameter\$1) with chang\$3) 8 and ((test adj case\$1) with parameter\$1 2 and 3 1 and (bus near2 transaction\$1) Search String bus near2 function\$2 near2 language 3 and "bus function language" 1 and "bus function language" 5,867,400.pn. or 6,173,243.pn. 7 and (generat\$3 with (test adj case\$1)) 1 and (parameter\$1 with (step\$1)) 12 and (parameter\$1 with (stepwise)) 1 and ((bus with parameter\$1) with (increas\$3 or increment\$2)) 12 and ((test adj case\$1) with parameter\$1) 1 and (generat\$3 with (test adj case\$1)) ((digital or integrated) adj circuit\$1) with (simulat\$3 or verification or verify\$3 or design) ((digital or integrated) adj circuit\$1) with (simulat\$3 or verification or verify\$3 or design) 30 and ((bus near2 transaction\$1) or (test adj case\$1)) 12 and 27 25 and 26 12 and (parameter\$1 with (increas\$3 or increment\$2)) and ((configuration or definition) near2 file) EAST SEARCH USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDE USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB

09/638268

Paul Bryan

52525

Dogu	Resu
ēntKir	s of se
S g	Results of search set L10
DocumentKind Codes Title	<u>set L10</u>
):(((dic
	lital or
	ital or integra
	ated) ad
	di circ
	uit\$1)
	j circuit\$1) with (sir
	厚
	ilat\$3 or ver
	rificat
	ion or
	verify\$
<u></u>	rify\$3 or de
Issue Date	sign))
हिं	design)) and (bus near2
Current OR	us nea
R OR	r2 tran
	saction
Abstrac	1\$1))
bstract	and (b
	us with
	para
	us with parameter\$1
	ڪا

US 6269467 B1 Block based design methodology US 6173243 B1 Memory incoherent verification methodology US 6173243 B1 Werification strategy using external behavior modeling US 6138207 A US 6038753 A US 6088753 A US 6081864 A US 6073194 A Transaction based windowing methodology for pre-silicon verification	6631470 B2 6629293 B2 6622207 B1 6621353 B2 6594800 B2 6583735 B2 6581194 B1 6574778 B2 6567957 B1 6460174 B1 6393500 B1	US 20010042237 A1 Block based design methodology US 20010039641 A1 Block based design methodology US 20010018756 A1 Block based design methodology US 20010016933 A1 Block based design methodology US 6741190 B2 US 6741190 B2 US 6718411 B2 US 671504 B2 US 6701504 B2 US 6698002 B2 US 6694501 B2 US 6694501 B2 US 6684277 B2 Block based design methodology US 6684277 B2 Bus transaction verification method US 6636907 B1 Transferring data between asynchronous devices	Sulfs of search set course it in Codes 20030201918 A1 20030115564 A1 20030101307 A1 20030070030 A1 20020186597 A1 20020186098 A1 20020103950 A1 2002005340 A1 2002005644 A1 20020056644 A1 20020056644 A1 20020056644 A1 20020065644 A1 20020066644 A1 20020066644 A1 20020066664 A1 A1 20020066666 A1 A1 200200666666 A1 A1 200200666666 A1 A1 20020066666666 A1 A1 20020066666666666666666666666666666666
20010731 716/1 20010709 703/14 20001128 710/119 20001024 711/118 20000711 710/306 20000627 710/100 20000606 710/100	20031007 716/3 20030930 716/4 20030916 711/118 20030916 331/1A 20030715 716/1 20030624 341/51 20030617 716/4 20030603 716/1 20030520 716/4 20030520 716/4 20021001 716/18 20020521 710/35 20011120 710/36	2002/207 7 107 10 20011115 716/8 20011108 716/8 20010830 716/1 20010823 716/1 20040525 341/50 20040420 716/4 20040406 710/100 20040224 716/4 20040227 716/10 20040217 716/10 20040127 710/100 20040127 710/25	
		·	(bus near2 transaction\$1)) and (bus with par Current OR Abstract 30 341/50 19 716/8 29 710/305 29 710/309 10 710/309 12 365/200 05 710/100 07 716/1 01 710/65 13 716/1 10 703/17

US 4326813 A US 20020103950 A	US 4825438 A US 4734909 A	US 5680643 A	US 5752002 A	US 5948089 A	US 5983303 A	US 5983306 A	US 6016525 A
Dot matrix character printer control circuitry for variable pitch printing Automatic bus transaction verification method for ASIC, involves executing checking program	Bus error detection employing parity verification Versatile interconnection bus	Data bus including address request line for allowing request for a subsequent address word c	Method and apparatus for performance optimization of integrated circuit designs	Fully-pipelined fixed-latency communications system with a real time dynamic bandwidth allor	Bus arrangements for interconnection of discrete and/or integrated modules in a digital syster	PCI bridge with upstream memory prefetch and buffered memory write disable address range	Inter-bus bridge circuit with integrated loopback capability and method for use of same
19820427 358/1.8 20040127	19890425 714/56 19880329 370/462	19971021 710/35	19980512 703/14	19990907 710/107	19991109 710/315	19991109 710/310	20000118 710/100